

Revision:1.02


01	01.Block Diagram
02	02.ECN CONTROL TABLE
03	03.Power Sequence
04	04.Power Flow
05	05.Clock Distribution
06	06.CLOCK
07	07.PROCESSOR LGA775 1 - 3
08	08.PROCESSOR LGA775 2 - 3
09	09.PROCESSOR LGA775 3 - 3
10	10.INTEL EAGLELAKE 1 - 7
11	11.INTEL EAGLELAKE 2 - 7
12	12.INTEL EAGLELAKE 3 - 7
13	13.INTEL EAGLELAKE 4 - 7
14	14.INTEL EAGLELAKE 5 - 7
15	15.INTEL EAGLELAKE 6 - 7
16	16.INTEL EAGLELAKE 7 - 7
17	17.DDR3 CHANNEL A
18	18.DDR3 CHANNEL B
19	19.DDR3 TERMINATION A&B
20	20.INTEL ICH7 1 - 4
21	21.INTEL ICH7 2 - 4
22	22.INTEL ICH7 3 - 4
23	23.INTEL ICH7 4 - 4
24	24.PCI EXPRESS X1 SLOT
25	25.PCI EXPRESS X16 SLOT
26	26.INTEGRATED VGA PORT
27	27.DVI/HDMI CONTROL
28	28.DVI&HDMI / PCIE MUX
29	29.DVI&HDMI LEVEL SHIFTER
30	30.DVI&HDMI CONNECTOR
31	31.USB CON.
32	32.USB HEADER CONNECTOR
33	33.SATA CONNECTOR FOR CPC
34	34.Realtek RTL8111DL
35	35.RJ-45+USB CONNECTOR
36	36.REALTEK ALC662 AZALIA CODEC
37	37.REAR AUDIO CONNECTOR
38	38.EMI CAP
39	39.SUPER I/O - F71808EU
40	40.PS2 KB &MS CONNECTOR FOR CPC
41	41.FAN CIRCUIT
42	42.FRONT PANEL CIRCUIT FOR CPC
43	43.SPI SERIAL FLASH LPC DEGUG
44	44.RTC / CMOS / SPKR/SCREW HOLE
45	45.ATX POWER 24P CONNECTOR
46	46.VCORE CONTROLLER
47	47.VCORE DRIVER1
48	48.VCORE DRIVER2
49	49.+1P1V CORE
50	50.+1P1V FSB VTT
51	51.VTT_DDR&3P3VSB SWITCHING&1P5
52	52.+1P5V DUAL


PEGATRON		Title : Block Diagram	
PEGATRON CORP.		Engineer: Tiepic Zhu	
Size A3	Project Name IPX41-D3		Rev 1.02
Date: Thursday, December 10, 2009		Sheet	1 of 54





ECN Control Table


ECN No.	DATE	Subject	Schematics Revision	BOM Part Number	PCBA Revision	PCB Revision











SDVO_CTRL_DATA			
1	SDVO CARD PRESENT, PEG DISABLE		
0	SDVO DISABLE (DEFAULT)		

HXSWING w/s=10/10
HXRCOMP w/s=10/7

MCH_GTLREF0 w/s=10/7

NOTE:
Check Eaglelake PDG for detai if wanna support Integrated HDMI/DVI/DP

[18] M_CHB_MAA[0..14]

[18] M_CHB_WE#
[18] M_CHB_CAS#
[18] M_CHB_BA0
[18] M_CHB_BA1
[18] M_CHB_BA2

[18] M_CHB_CS#0
[18] M_CHB_CS#1
NOBOM

[18] M_CHB_CKE0
[18] M_CHB_CKE1
NOBOM
NOBOM

[18] M_CHB_ODT0
[18] M_CHB_ODT1
NOBOM

[18] M_CHB_CLK0
[18] M_CHB_CLK0#
NOBOM
[18] M_CHB_CLK2
[18] M_CHB_CLK2#
NOBOM
NOBOM
NOBOM
NOBOM

[17] M_CHA_CS#1
[17] M_CHA_MAA0
[17] M_CHA_WE#

[19] DDR3_DRAM_PWROK
[17,18] DDR3_DRAMRST#

NOBOM
NOBOM

NOBOM

NOBOM

NOBOM

NOBOM

NOBOM

NOBOM

NOBOM

NOBOM

NOBOM

NOBOM

M_CHB_MAA0
M_CHB_MAA1
M_CHB_MAA2
M_CHB_MAA3
M_CHB_MAA4
M_CHB_MAA5
M_CHB_MAA6
M_CHB_MAA7
M_CHB_MAA8
M_CHB_MAA9
M_CHB_MAA10
M_CHB_MAA11
M_CHB_MAA12
M_CHB_MAA13
M_CHB_MAA14

BD24
BB23
BB24
BB23
BB22
BB22
BB20
BB20
BB20
BB19
BB19
BB19
BB19
BB19

BD36
BC37
BD35

BD26
BB26
BD18

BB35
BD39
BB37
BD40

BC18
AY20
BB17
BB18

BD37
BC39
BD42

AY33
AW33
AY31
AW31
AW35
AY35

AT31
AP31
AP30
AW37
AY35

AR43
BB40
AT44
AR6

BC24
AN29
AN30
AJ33
AK33

BB44

BA43
AY42

BA43
AY42

BA43
AY42

BA43
AY42

BA43
AY42

BA43
AY42

BA43
AY42

BA43
AY42

BA43
AY42

BA43
AY42

BA43
AY42

BA43
AY42

NU10

DDR_B_MA_0
DDR_B_MA_1
DDR_B_MA_2
DDR_B_MA_3
DDR_B_MA_4
DDR_B_MA_5
DDR_B_MA_6
DDR_B_MA_7
DDR_B_MA_8
DDR_B_MA_9
DDR_B_MA_10
DDR_B_MA_11
DDR_B_MA_12
DDR_B_MA_13
DDR_B_MA_14

DDR_B_WEB
DDR_B_CASB
DDR_B_RASB

DDR_B_BS_0
DDR_B_BS_1
DDR_B_BS_2

DDR_B_CSB_0
DDR_B_CSB_1
DDR_B_CSB_2
DDR_B_CSB_3

DDR_B_CKE_0
DDR_B_CKE_1
DDR_B_CKE_2
DDR_B_CKE_3

DDR_B_ODT_0
DDR_B_ODT_1
DDR_B_ODT_2
DDR_B_ODT_3

DDR_B_CK_0
DDR_B_CK_1
DDR_B_CK_2
DDR_B_CK_3
DDR_B_CK_4
DDR_B_CK_5

DDR_B_CK_0
DDR_B_CK_1
DDR_B_CK_2
DDR_B_CK_3
DDR_B_CK_4
DDR_B_CK_5

DDR_B_CK_0
DDR_B_CK_1
DDR_B_CK_2
DDR_B_CK_3
DDR_B_CK_4
DDR_B_CK_5

DDR_B_CK_0
DDR_B_CK_1
DDR_B_CK_2
DDR_B_CK_3
DDR_B_CK_4
DDR_B_CK_5

DDR_B_CK_0
DDR_B_CK_1
DDR_B_CK_2
DDR_B_CK_3
DDR_B_CK_4
DDR_B_CK_5

DDR_B_CK_0
DDR_B_CK_1
DDR_B_CK_2
DDR_B_CK_3
DDR_B_CK_4
DDR_B_CK_5

DDR_B_CK_0
DDR_B_CK_1
DDR_B_CK_2
DDR_B_CK_3
DDR_B_CK_4
DDR_B_CK_5

DDR_B_CK_0
DDR_B_CK_1
DDR_B_CK_2
DDR_B_CK_3
DDR_B_CK_4
DDR_B_CK_5

DDR_B_CK_0
DDR_B_CK_1
DDR_B_CK_2
DDR_B_CK_3
DDR_B_CK_4
DDR_B_CK_5

DDR_B_CK_0
DDR_B_CK_1
DDR_B_CK_2
DDR_B_CK_3
DDR_B_CK_4
DDR_B_CK_5

DDR_B_CK_0
DDR_B_CK_1
DDR_B_CK_2
DDR_B_CK_3
DDR_B_CK_4
DDR_B_CK_5

DDR_B_CK_0
DDR_B_CK_1
DDR_B_CK_2
DDR_B_CK_3
DDR_B_CK_4
DDR_B_CK_5

DDR_B_CK_0
DDR_B_CK_1
DDR_B_CK_2
DDR_B_CK_3
DDR_B_CK_4
DDR_B_CK_5

DDR_B_CK_0
DDR_B_CK_1
DDR_B_CK_2
DDR_B_CK_3
DDR_B_CK_4
DDR_B_CK_5

DDR_B_CK_0
DDR_B_CK_1
DDR_B_CK_2
DDR_B_CK_3
DDR_B_CK_4
DDR_B_CK_5

DDR_B_CK_0
DDR_B_CK_1
DDR_B_CK_2
DDR_B_CK_3
DDR_B_CK_4
DDR_B_CK_5

DDR_B_CK_0
DDR_B_CK_1
DDR_B_CK_2
DDR_B_CK_3
DDR_B_CK_4
DDR_B_CK_5

DDR_B_CK_0
DDR_B_CK_1
DDR_B_CK_2
DDR_B_CK_3
DDR_B_CK_4
DDR_B_CK_5

DDR_B_CK_0
DDR_B_CK_1
DDR_B_CK_2
DDR_B_CK_3
DDR_B_CK_4
DDR_B_CK_5

DDR_B_CK_0
DDR_B_CK_1
DDR_B_CK_2
DDR_B_CK_3
DDR_B_CK_4
DDR_B_CK_5

DDR_B_CK_0
DDR_B_CK_1
DDR_B_CK_2
DDR_B_CK_3
DDR_B_CK_4
DDR_B_CK_5

Add DIMM B to FS

AW8
AW9
AY6

AW7
AW4
BA9

AU11
AU7
AU8
AW7
AY9

AT15
AU15
AT15

AY13
AP15
AW15
AU13
AW13
AP16
AU16

AR20
AR17
AU17

AY17
AU17
AR21
AU20
AP17
AW16
AT20
AN20

AU26
AT26
AV25

AT25
AU26
AU29
AV29
AW25
AR25
AP26
AR29

AR38
AR37
AU39

AR36
AU38
AN35
AN37
AV39
AW39
AU40
AU41

AK34
AL34
AL37

AL35
AL36
AK36
AJ34
AN39
AN40
AK37
AL39

AF37
AF36
AJ35

AJ38
AJ37
AF38
AF37
AK40
AJ34
AF34
AF35

AB35
AD35
AD37

AD40
AD38
AB40
AA39
AE36
AE39
AB37
AB38

M_CHB_DQ0
M_CHB_DQ1
M_CHB_DQ2
M_CHB_DQ3
M_CHB_DQ4
M_CHB_DQ5
M_CHB_DQ6
M_CHB_DQ7

M_CHB_DQ8
M_CHB_DQ9
M_CHB_DQ10
M_CHB_DQ11
M_CHB_DQ12
M_CHB_DQ13
M_CHB_DQ14
M_CHB_DQ15

M_CHB_DQ16
M_CHB_DQ17
M_CHB_DQ18
M_CHB_DQ19
M_CHB_DQ20
M_CHB_DQ21
M_CHB_DQ22
M_CHB_DQ23

M_CHB_DQ24
M_CHB_DQ25
M_CHB_DQ26
M_CHB_DQ27
M_CHB_DQ28
M_CHB_DQ29
M_CHB_DQ30
M_CHB_DQ31

M_CHB_DQ32
M_CHB_DQ33
M_CHB_DQ34
M_CHB_DQ35
M_CHB_DQ36
M_CHB_DQ37
M_CHB_DQ38
M_CHB_DQ39

M_CHB_DQ40
M_CHB_DQ41
M_CHB_DQ42
M_CHB_DQ43
M_CHB_DQ44
M_CHB_DQ45
M_CHB_DQ46
M_CHB_DQ47

M_CHB_DQ48
M_CHB_DQ49
M_CHB_DQ50
M_CHB_DQ51
M_CHB_DQ52
M_CHB_DQ53
M_CHB_DQ54
M_CHB_DQ55

M_CHB_DQ56
M_CHB_DQ57
M_CHB_DQ58
M_CHB_DQ59
M_CHB_DQ60
M_CHB_DQ61
M_CHB_DQ62
M_CHB_DQ63

M_CHB_DQ64
M_CHB_DQ65
M_CHB_DQ66
M_CHB_DQ67
M_CHB_DQ68
M_CHB_DQ69
M_CHB_DQ70
M_CHB_DQ71

M_CHB_DQ72
M_CHB_DQ73
M_CHB_DQ74
M_CHB_DQ75
M_CHB_DQ76
M_CHB_DQ77
M_CHB_DQ78
M_CHB_DQ79


M_CHB_DQ80
M_CHB_DQ81
M_CHB_DQ82
M_CHB_DQ83
M_CHB_DQ84
M_CHB_DQ85
M_CHB_DQ86
M_CHB_DQ87

M_CHB_DQ88
M_CHB_DQ89
M_CHB_DQ90
M_CHB_DQ91
M_CHB_DQ92
M_CHB_DQ93
M_CHB_DQ94
M_CHB_DQ95

M_CHB_DQ96
M_CHB_DQ97
M_CHB_DQ98
M_CHB_DQ99
M_CHB_DQ100
M_CHB_DQ101
M_CHB_DQ102
M_CHB_DQ103

M_CHB_DQ104
M_CHB_DQ105
M_CHB_DQ106
M_CHB_DQ107
M_CHB_DQ108
M_CHB_DQ109
M_CHB_DQ110
M_CHB_DQ111

DDR_REF NEED ROUTING
Width/Spacing: 12/12 mils




MCH_DDR_RPU, MCH_DDR_RPD, MCH_DDR_SPU, MCH_DDR_SPD
NEED ROUTING LESS THEN 1000MIL LENGTH.
WIDTH/SPACING = 10/10 MIL



DDR_B

REV=1.4


EAGLELAKE





Place near GMCH





Place a via in between cap and GMCH on GND trace. It means that the GND for cap has to be independent





2009.09.29 shawn
NL10 from short-pin change to 0.27uF
NCE3 from NI change to I
Add NCB66 and NCB67
Remove NR58 short pin




VCCCK_DDR



+1P5V_DUAL





BACKSIDE CAPS FOR SPECIFIC +1P1V_CORE GMCH




PEGATRON DT-MB RESTRICTED SECRET




PEGATRON		Title: EAGLELAKE 6 - 7	
PEGATRON CORP.		Engineer: Tropic Zhu	
Size A3	Project Name	IPX41-D3	Rev 1.02
Date: Thursday, December 10, 2009		Sheet 15	of 54



NOTE:
Below 4 signals are different connection in Eaglelake platform
Channel A : CS1/WE/MA0
Channel B : ODT3 (G41 No ODT3)





<div style="text-align: center;"> PEGATRON DT-MB RESTRICTED SECRET PEGATRON Title: DDR3 DIMMA </div>			
Pegatron Corp.		Engineer: <i>Ttepic Zhu</i>	
Size A3	Project Name IPX41-D3	Rev 1.02	
Date: Thursday, December 10, 2009		Sheet 17 of 54	




09511 modify by TSL




PEGATRON DT-MB RESTRICTED SECRET			
PEGATRON		Title : DDR3 Termination A&B	
Pegatron Corp.		Engineer: Ttepic Zhu	
Size A3	Project Name IPX41-D3	Rev 1.02	
Date: Thursday, December 10, 2009		Sheet 19 of 54	







PCI Express x1 SLOT



PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title: **PCI EXPRESS X1**

PEGATRON CORP. Engineer: **Tiepic Zhu**


Size A3 Project Name **IPX41-D3** Rev 1.02

Date: Thursday, December 10, 2009 Sheet 24 of 54







PCI EXPRESS X16 Graphics Card Slot



TOP SIDE VIEW BOTTOM SIDE VIEW




NOTE:
Place there VGA filter components
within 500 mils of the VGA connector




Add HDMI CONTROL to FS

Digital Port Switch Control Logic






NOTE:

PCIE X16	PCIE_B4	SEL (MUX)	DDC_EN# (Level Shifter)	OE_EN# (Level Shifter)	Function
Plugged	LOW	LOW	LOW	HI	PCIE x16
Unplugged	HI	HI	HI	LOW	HDMI



Add HDMI / PCIE MUX to FS

MU1




NOTE:





PCIE X16	PCIE_B4	SEL (MUX)	DDC_EN# (Level Shifter)	OE_EN# (Level Shifter)	Function
Plugged	LOW	LOW	LOW	HI	PCIE x16
Unplugged	HI	HI	HI	LOW	HDMI

[13,25,27,29] PCIE_B4 >> SEL

2009.08.14 shawn
No support HDMI option



NOTE: Place near Level Shifter





NOTE: HPD status

HI	DVI plugged
LOW	DVI unplugged

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON		Title :	HDMI / PCIE MUX
PEGATRON CORP.		Engineer:	Tepic Zhu
Size	Project Name	IPX41-D3	
A3		Rev 1.02	
Date: Thursday, December 10, 2009	Sheet	28	of 54

Add HDMI LEVEL SHIFTER to FS



NOTE: Pericom PI3VDP411LS

Pin 3, 4, 6, 10, 34, and 35 are internal 100K ohm pull-up

OC_3 (Pin10)	OC_2 (Pin6)	OC_1 (Pin4)	OC_0 (Pin3)	Vswing (mV)	Pre/Deemphasis
0	0	0	0	500	0
0	0	0	1	600	0
0	0	1	0	750	0
0	0	1	1	1000	0
0	1	0	0	500	0
0	1	0	1	500	1.5dB
0	1	1	0	500	3.5dB
0	1	1	1	500	6dB
1	0	0	0	400	0
1	0	0	1	400	3.5dB
1	0	1	0	400	6dB
1	0	1	1	400	9dB
1	1	0	0	1000	0
1	1	0	1	1000	-3.5dB
1	1	1	0	1000	-6dB
1	1	1	1	1000	-9dB

NOTE: Pericom PI3VDP411LS

EQ0 (Pin34)	EQ1 (Pin35)	Equalization (dB)
0	0	3
0	1	7.2
1	0	10
1	1	12

NOTE:

OE*	IN_D Termination	OUT_D Outputs
1	Hi-Z	Hi-Z
0	50ohm	Active



NOTE: If using Pericom PI3VDP411LS Level Shifter, tie to GND(0 ohm) or internal pull-up 3.3V.

NOTE: If using Parade PS8101QFN48GTR Level Shifter, tie to GND through 499ohm 1% and instal MR33.

NOTE: If using Chrontel CH71863A_CF Level Shifter, tie to GND through 1.3k ohm and instal MR31,MR32.

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON		Title : HDMI LEVEL SHIFTER	
PEGATRON CORP.		Engineer: Ttepic Zhu	
Size A3	Project Name IPX41-D3	Rev 1.02	
Date: Thursday, December 10, 2009		Sheet 29 of 54	





NOTE:

Level Shifter is internal 100K ohm pull down.

NOTE: HPDET status

High	Plugged
Low	Unplugged





NOTE:

Level Shifter is internal 100K ohm pull down.


PEGATRON DT-MB RESTRICTED SECRET

PEGATRON		Title : HDMI PORT	
PEGATRON CORP.		Engineer: Tetric Zhu	
Size	Project Name	IPX41-D3	Rev
A3			1.02
Date: Thursday, December 10, 2009		Sheet 30 of 54	





SATA CONNECTOR FOR CPC





PIN	PIN NAME	I/O	Function
48	REG_OUT	O	<i>Regulator output</i>
4	FB12	I	<i>Feedback pin</i>
43	ENSWREG	I	<i>3.3V : Enable ; 0V : disable</i>
44,45	VDDREG	P	<i>3.3V power pin</i>

PIN	PIN NAME	I/O	Function
48	REG_OUT	O	<i>Regulator output</i>
4	FB12	I	<i>Feedback pin</i>
43	ENSWREG	I	<i>3.3V : Enable ; 0V : disable</i>
44,45	VDDREG	P	<i>3.3V power pin</i>

8103EL	Pin
DVDD3.3V	29,37
AVDD3.3V	1
DVDD1.2V	10,13,30,36
+1.2V_OUT	19,45,48

8111DL	Pin
DVDD3.3V	29,37
AVDD3.3V	1,40
DVDD1.2V	13,36
AVDD1.2V	10,30,39
EVDD1.2V	19
+1.0V_OUT	48



NOTE:
If using eFuse funtion,
NI LU2 directly

NOTE: LED MODE
(LEDS1, LEDS0) = (1, 1) DEFAULT
(LEDS1, LEDS0) = (0, 1) ==> For this schematic

NOTE: 8111DL[PIN43]
3.3V enable internal regulator
0V disable internal regulator

Symbol	Type	Pin No (64-pin)	Pin No (48-pin)	Description
LED0	O	57	38	LED0
LED1	O	56	35	LED1
LED2	O	55	34	LED2
LED3	O	54	33	LED3
				LED4
				LED5
				LED6


PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : AR8121 CONTROLLER

Pegatron Corp. **Engineer:** *Ttepic Zhu*

Size	Project Name	Rev
A3	IPX41 D3	1.00

AS	IPX41-D3	1.02
Date:	Thursday, December 10, 2009	Sheet 34 of 54



LAN + Dual USB CONNECTOR


12XA05MYJG40

giga LAN connector




/Change to 12XA070YG040 for 10/100

J9

JACK USB/LAN GIGA



10/2 modify



PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : RJ45+USB CONN.

PEGATRON CORP. Engineer: Tiepic Zhu

Size A3 Project Name IPX41-D3 Rev 1.02

Date: Thursday, December 10, 2009 Sheet 35 of 54

Change to alc 662

[22] AZ_SDATA_IN2
[22] AZ_SDATA_OUT
[22] AZ_SYNC
[22] AZ_RST#
[22] AZ_BITCLK

2009.10.01 shawn
AR7, AR8, AC26, ACB3, and AQ1 removed.

Already install ACE21, so NI ACE14

2009.10.01 shawn
ACE11 EL CAP 100uF/16V removed.

1.00 use it to avoid the power unstable

PLACE NEAR front audio CODEC FOR EMI

AU22

SURR-R(PORT-A-R)
SURR-L(PORT-A-L)
MIC1-R(PORT-B-R)
MIC1-L(PORT-B-L)
LINE1-R(PORT-C-R)
LINE1-L(PORT-C-L)
FRONT-R(PORT-D-R)
FRONT-L(PORT-D-L)
CENTER(PORT-G-L)
LFE(PORT-G-R)
LINE2-R(PORT-E-R)
LINE2-L(PORT-E-L)
MIC2-L(PORT-F-L)
MIC2-R(PORT-F-R)
NC1
SenseA
SenseB
MIC2-VREF0
LINE2-VREF0
NC5
MIC1-VREF0-R
MIC1-VREF0-L
SPDIFO
EAPD

NC4
DVDD1
DVDD_IO
4
DVSS1
DVSS2
8
SDATA-IN
SDATA-OUT
10
SYNC
11
RESET#
6
BCLK

25
AVDD1
38
AVDD2
26
AVSS1
42
AVSS2
26
GPIO0
GPIO1
CD-L
CD-GND
CD-R
PCBEEP

43
TP CODEC 44
44
TP CODEC 43
15
F LIN2_RC
14
F LIN2_LC
16
MIC2_LC
17
MIC2_RC
37
TP CODEC 37
43
SenseA
34
SenseB
30
MIC2-VREF0
31
LINE2-VREF0
29
TP CODEC 29
32
MIC1-VREF0-R
28
MIC1-VREF0-L
48
SPDIFO
47
TP CODEC 47

43
TP CODEC 44
44
TP CODEC 43
15
F LIN2_RC
14
F LIN2_LC
16
MIC2_LC
17
MIC2_RC
37
TP CODEC 37
43
SenseA
34
SenseB
30
MIC2-VREF0
31
LINE2-VREF0
29
TP CODEC 29
32
MIC1-VREF0-R
28
MIC1-VREF0-L
48
SPDIFO
47
TP CODEC 47

43
TP CODEC 44
44
TP CODEC 43
15
F LIN2_RC
14
F LIN2_LC
16
MIC2_LC
17
MIC2_RC
37
TP CODEC 37
43
SenseA
34
SenseB
30
MIC2-VREF0
31
LINE2-VREF0
29
TP CODEC 29
32
MIC1-VREF0-R
28
MIC1-VREF0-L
48
SPDIFO
47
TP CODEC 47

43
TP CODEC 44
44
TP CODEC 43
15
F LIN2_RC
14
F LIN2_LC
16
MIC2_LC
17
MIC2_RC
37
TP CODEC 37
43
SenseA
34
SenseB
30
MIC2-VREF0
31
LINE2-VREF0
29
TP CODEC 29
32
MIC1-VREF0-R
28
MIC1-VREF0-L
48
SPDIFO
47
TP CODEC 47

43
TP CODEC 44
44
TP CODEC 43
15
F LIN2_RC
14
F LIN2_LC
16
MIC2_LC
17
MIC2_RC
37
TP CODEC 37
43
SenseA
34
SenseB
30
MIC2-VREF0
31
LINE2-VREF0
29
TP CODEC 29
32
MIC1-VREF0-R
28
MIC1-VREF0-L
48
SPDIFO
47
TP CODEC 47

43
TP CODEC 44
44
TP CODEC 43
15
F LIN2_RC
14
F LIN2_LC
16
MIC2_LC
17
MIC2_RC
37
TP CODEC 37
43
SenseA
34
SenseB
30
MIC2-VREF0
31
LINE2-VREF0
29
TP CODEC 29
32
MIC1-VREF0-R
28
MIC1-VREF0-L
48
SPDIFO
47
TP CODEC 47

43
TP CODEC 44
44
TP CODEC 43
15
F LIN2_RC
14
F LIN2_LC
16
MIC2_LC
17
MIC2_RC
37
TP CODEC 37
43
SenseA
34
SenseB
30
MIC2-VREF0
31
LINE2-VREF0
29
TP CODEC 29
32
MIC1-VREF0-R
28
MIC1-VREF0-L
48
SPDIFO
47
TP CODEC 47

43
TP CODEC 44
44
TP CODEC 43
15
F LIN2_RC
14
F LIN2_LC
16
MIC2_LC
17
MIC2_RC
37
TP CODEC 37
43
SenseA
34
SenseB
30
MIC2-VREF0
31
LINE2-VREF0
29
TP CODEC 29
32
MIC1-VREF0-R
28
MIC1-VREF0-L
48
SPDIFO
47
TP CODEC 47

43
TP CODEC 44
44
TP CODEC 43
15
F LIN2_RC
14
F LIN2_LC
16
MIC2_LC
17
MIC2_RC
37
TP CODEC 37
43
SenseA
34
SenseB
30
MIC2-VREF0
31
LINE2-VREF0
29
TP CODEC 29
32
MIC1-VREF0-R
28
MIC1-VREF0-L
48
SPDIFO
47
TP CODEC 47

43
TP CODEC 44
44
TP CODEC 43
15
F LIN2_RC
14
F LIN2_LC
16
MIC2_LC
17
MIC2_RC
37
TP CODEC 37
43
SenseA
34
SenseB
30
MIC2-VREF0
31
LINE2-VREF0
29
TP CODEC 29
32
MIC1-VREF0-R
28
MIC1-VREF0-L
48
SPDIFO
47
TP CODEC 47

43
TP CODEC 44
44
TP CODEC 43
15
F LIN2_RC
14
F LIN2_LC
16
MIC2_LC
17
MIC2_RC
37
TP CODEC 37
43
SenseA
34
SenseB
30
MIC2-VREF0
31
LINE2-VREF0
29
TP CODEC 29
32
MIC1-VREF0-R
28
MIC1-VREF0-L
48
SPDIFO
47
TP CODEC 47

43
TP CODEC 44
44
TP CODEC 43
15
F LIN2_RC
14
F LIN2_LC
16
MIC2_LC
17
MIC2_RC
37
TP CODEC 37
43
SenseA
34
SenseB
30
MIC2-VREF0
31
LINE2-VREF0
29
TP CODEC 29
32
MIC1-VREF0-R
28
MIC1-VREF0-L
48
SPDIFO
47
TP CODEC 47

43
TP CODEC 44
44
TP CODEC 43
15
F LIN2_RC
14
F LIN2_LC
16
MIC2_LC
17
MIC2_RC
37
TP CODEC 37
43
SenseA
34
SenseB
30
MIC2-VREF0
31
LINE2-VREF0
29
TP CODEC 29
32
MIC1-VREF0-R
28
MIC1-VREF0-L
48
SPDIFO
47
TP CODEC 47

43
TP CODEC 44
44
TP CODEC 43
15
F LIN2_RC
14
F LIN2_LC
16
MIC2_LC
17
MIC2_RC
37
TP CODEC 37
43
SenseA
34
SenseB
30
MIC2-VREF0
31
LINE2-VREF0
29
TP CODEC 29
32
MIC1-VREF0-R
28
MIC1-VREF0-L
48
SPDIFO
47
TP CODEC 47

43
TP CODEC 44
44
TP CODEC 43
15
F LIN2_RC
14
F LIN2_LC
16
MIC2_LC
17
MIC2_RC
37
TP CODEC 37
43
SenseA
34
SenseB
30
MIC2-VREF0
31
LINE2-VREF0
29
TP CODEC 29
32
MIC1-VREF0-R
28
MIC1-VREF0-L
48
SPDIFO
47
TP CODEC 47

SPDIF OUT1 CONNECTOR


PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title: ALC662AUDIOCODEC

PEGATRON CORP. Engineer: Tpeic Zhu

Size A3 Project Name IPX41-D3 Rev 1.02

Date: Thursday, December 10, 2009 Sheet 36 of 54



AL5/AL6/AL11/AL8/AL9/AL10;Please use 09X131216000
instead of 0 ohm if you found have EMI issue

AR24&AR25&AR26
Place near to codec

PLACE NEAR front audio header FOR EMI

PLACE NEAR AUDIO Connector FOR EMI


PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : AUDIOCONN

PEGATRON CORP. Engineer: Tteplic Zhu


Size	Project Name	Rev
A3	IPX41-D3	1.02

Date: Thursday, December 10, 2009 Sheet 37 of 54




PEGATRON DT-MB RESTRICTED SECRET

PEGATRON		Title: EMICAP	
PEGATRON CORP.		Engineer: Tiepic Zhu	
Size A3	Project Name IPX41-D3		Rev 1.02
Date: Thursday, December 10, 2009		Sheet 38	of 54




ADD FOR PS/2 WAKE ON IN S5




Note:

The +5V_DUAL_USB_B power trace width must have 40 mils or more

PS/2 KEYBOARD & MOUSE FOR CPC



TOP SIDE VIEW



BOTTOM SIDE VIEW


PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : KB & MS FOR CPC


PEGATRON CORP. Engineer: Tetric Zhu

Size A3 Project Name IPX41-D3 Rev 1.02


Date: Thursday, December 10, 2009 Sheet 40 of 54




BOTTOM SIDE VIEW






TOP SIDE VIEW



TOP SIDE VIEW



BOTTOM SIDE VIEW



TOP SIDE VIEW

PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title: FAN CIRCUIT

PEGATRON CORP. Engineer: Ttepic Zhu

Size A3 Project Name IPX41-D3 Rev 1.02

Date: Thursday, December 10, 2009 Sheet 41 of 54

INTEL CONTROL PANEL / LED CIRCUITRY



FRONT POWER LED COLOR SUPPORT	R10	Q2	R6	R11
SINGLE	I	NI	NI	NI
COLOR DUAL	NI	I	I	I
COLOR				

PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title: FRONT_PANEL

PEGATRON CORP. Engineer: *Ttetric Zhu*


Size A3	Project Name IPX41-D3	Rev 1.02
-------------------	---------------------------------	--------------------

Date: Thursday, December 10, 2009 Sheet 42 of 54


TPM





Debug Port



Add MFG header 7/30



SPI BIOS ROM - 8Mbit



PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title: **SPI FLASH - 8M**

PEGATRON CORP. Engineer: **Tiepic Zhu**

Size **A3** Project Name **IPX41-D3** Rev **1.02**

Date: **Thursday, December 10, 2009** Sheet **43** of **54**


External RTC Circuitry

CLEAR CMOS

CLRTC1:12






CMOS RTC	
1-2	Default
2-3	CLEAR



Battery Socket

SPEAKER



ONLY FOR SCREW HOLE

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title: RTC / CMOS / SPKR

PEGATRON CORP. Engineer: Tepic Zhu


Size A3 Project Name IPX41-D3 Rev 1.02

Date: Thursday, December 10, 2009 Sheet 44 of 54



ATX POWER_24P SUPPLY CONNECTOR

NOTE:


ATX_PWRGD internal pull high in PSU




All of the Caps Around the ATX Power Connector




2009.08.04 shawn
 - Remove E70, E71 header and jumper
 - Add ATX11 - 4 0805 short pin for keep the +12V trace width.




VRM POWER_4P SUPPLY CONNECTOR





+3P3V ==> +1P1V_CORE (10A)

2009.08.04 shawn
Remove input voltage +12V option.



PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : +1P1V_CORE


PEGATRON CORP. Engineer: Ttepic_Zhu

Size Project Name

A3 IPX41-D3 Rev 1.02

Date: Thursday, December 10, 2009 Sheet 49 of 54

+1P5V_DUAL ==> +1P1V_FSB_VTT (1.5A)



PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : +1P1V_FSB_VTT_LDO

PEGATRON CORP. Engineer: Tetric_Zhu

Size Project Name

A3 IPX41-D3


Date: Thursday, December 10, 2009 Sheet 50 of 54

Rev


1.02

+1P5V_DUAL ==> +1P5V_ICH (2A)


+1P5V_ICH (2A) For G41 DDR3 Platform



+1P5V_DUAL ==> +0P75V_VTT_DDR (2A)



+5VSB ==> +3P3VSB (1.5A)




PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : +0P9V_VTT_DDR LDO

PEGATRON CORP. Engineer: Tetric_Zhu

Size A3 Project Name IPX41-D3 Rev 1.02

Date: Thursday, December 10, 2009 Sheet 51 of 54




PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : +1P5V_DUAL_SW


PEGATRON CORP. Engineer: Tepic_Zhu

Size	Project Name	Rev
A3	IPX41-D3	1.02
Date: Thursday, December 10, 2009	Sheet 52 of 54	

+5V_DUAL_USB_F.....3A



Layout Notice: 7~8via for +5V, 2via for +5VSB,
large shape for +5V_DUAL



Date: Thursday, December 10, 2009 Sheet 53 of 54

Pegatron Confidential

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : +3P3V_PCIE&+3P3V_LAN

PEGATRON COMPUTER INC Engineer: Hemine_He

Size	Project Name	Rev
A3	IPX41-D3	1.02

Date: Thursday, December 10, 2009 Sheet 54 of 54